ISIS SCHEMATIC FILE15/03/0528/03/06`7B})D DESIGN CONFIGURATION DATAArialDefault Font0p \E M            ``@@@@ COMPONENTȪȪPINPORT@MARKER`O@ACTUATOR`O@@ INDICATOR`O@@VPROBE`OIPROBE`OTAPE`O GENERATOR`OTERMINAL@ SUBCIRCUIT=ȪȪ 2D GRAPHICWIRE DOT@@@WIRE@BUS WIREPS COMPONENT ID&H Default FontCOMPONENT VALUE&0 Default Font PROPERTIES&0 Default FontTERMINAL LABEL&0 Default Font WIRE LABEL&0 Default Font SUBCKT ID&H Default Font SUBCKT NAME&0 Default FontSCRIPT&0 Default FontPIN NAME&0 Default Font PIN NUMBER&0 Default Font VPROBE LABEL&0 Default Font IPROBE LABEL&0 Default FontGENERATOR LABEL&0 Default Font TAPE LABEL&0 Default FontACTIVE READOUT0ArialCOMPONENT TEXT&0 Default Font GRAPHICS TEXT&0 Default Font $MKRBUSNODE޳3I=8`O@MARKER9p s $MKRLABEL޳304$MKRORIGINkf`O@MARKER0Default FontLABEL$MKRNODE޳3~94`O@MARKER9pp994`O@MARKER99pp $MKRORIGIN{3=8`O@MARKER9p s94`O@MARKER s94`O@MARKER s $MKRPINNAME޳304$MKRORIGINje`O@MARKER0Default FontNAME $MKRPINNUM޳304$MKRORIGINhc`O@MARKER/0Default Font99$PINBUS޳304$MKRORIGIN04?$MKRBUSNODE04$MKRPINNAME $PINDEFAULT޳3264PIN?04$MKRORIGIN04?$MKRNODE04$MKRPINNUM04$MKRORIGIN04$MKRPINNAME $PINSHORT޳364PIN04$MKRPINNUM04$MKRNODE04$MKRORIGIN04$MKRORIGIN $TERGROUND߳3;4!@TERMINAL0;4!@TERMINAL0;4!@TERMINAL;4!@TERMINALȜ8c04$MKRORIGIN040$MKRNODE04?$MKRLABEL $TERPOWER߳3@iX!@TERMINAL00;4!@TERMINAL004$MKRNODE04$MKRORIGIN04`$MKRLABEL$ILOGIC ANALYSERd@< @8"ȪȪCOMPONENT@ >":*04$MKRORIGIN@8"8cȪdCOMPONENTȜPP'D#04$MKRORIGIN<4" ȪȪxCOMPONENT&<4" ȪȪxCOMPONENT?&?<4" ȪȪxCOMPONENTp_&p_<4" ȪȪxCOMPONENT@&@<4" ȪȪxCOMPONENT&<4" ȪȪxCOMPONENT&<4" ȪȪxCOMPONENT&<4"ȪȪxCOMPONENT00P<4" ȪȪxCOMPONENT&<4"ȪȪxCOMPONENT``P<4"ȪȪxCOMPONENT P<4"ȪȪxCOMPONENTP<4"ȪȪxCOMPONENT``P<4"ȪȪxCOMPONENT A AP<4"ȪȪxCOMPONENTP!P!P<4"ȪȪxCOMPONENTP<4"ȪȪxCOMPONENT""P@$PINDEFAULTA1@$PINDEFAULTA2@?$PINDEFAULTA3@p_$PINDEFAULTA4@@$PINDEFAULTA5@$PINDEFAULTA6@$PINDEFAULTA7@$PINDEFAULTA8@$PINBUSB1[0..7]@P$PINBUSB2[0..7]{*DEVICE} {ACTIVE=LOGAN,0,DLL} {HELP=INSTRUMENTS>POPUP,502} {*PROPDEFS} {PRIMITIVE="Primitive Type",HIDDEN STRING} {MODDLL="VSM Model",READONLY STRING} {*INDEX} {*COMPONENT} {PRIMITIVE=DIGITAL} {MODDLL=LOGAN} 24AA128E@3|@8"ȪȪCOMPONENT`p_`04$MKRORIGIN`$PINDEFAULTSCK6`$PINDEFAULTSDA5`?$PINDEFAULTWP7P!$PINDEFAULTA01P!$PINDEFAULTA12P!?$PINDEFAULTA230 $PINDEFAULTVCC8p_$PINDEFAULTGND4{*DEVICE} PREFIX=U {*PROPDEFS} {TD_WRITE=Data Write Time,FLOAT,POZ} {MEMSIZE=Memory Size,HIDDEN INT,PNZ} {I2CADDR=I2C Address,HIDDEN INT,0,255} {DVCADDRMASK=Device Address Mask,HIDDEN INT,0,255} {DVCADDRSHIFT=Device Address Shift,HIDDEN INT,0,7} {BLKADDRMASK=Block Address Mask,HIDDEN INT,0,255} {BLKADDRSHIFT=Block Address Shift,HIDDEN INT,0,7} {CMDWIDTH=Command Width,HIDDEN INT,POZ} {ADDRWIDTH=Address Width,HIDDEN INT,POZ} {DATAWIDTH=Data Width,HIDDEN INT,POZ} {WPAGESIZE=Page Size (Write),HIDDEN,INT,PNZ} {RPAGESIZE=Page Size (Read),HIDDEN,INT,PNZ} {INCRADDR=Incr. Address Pointer?,HIDDEN YESNO} {WPSTATIC=WP Only Sampled At Boot?,HIDDEN YESNO} {WPLOW=Write Protect Low Address,HIDDEN INT,POZ} {WPHIGH=Write Protect High Address,HIDDEN INT,POZ} {SWPCMD=SWP Command,HIDDEN INT,PNZ} {SWPLOW=SWP Low Address,HIDDEN INT,POZ} {SWPHIGH=SWP Low Address,HIDDEN INT,POZ} {APWAA=Aborted Page Write Address Adjust,HIDDEN,INT,-16,16} {ALWAYS_ACK_DATA=Always Acknowledge Data Words,HIDDEN YESNO} {TD_CLK_SDO=Delay: SCL-SDA,HIDDEN FLOAT,POZ} {TD_CLK_ACK=Delay: SCL-Acknowledge (Low),HIDDEN FLOAT,POZ} {TD_CLK_UNACK=Delay: SCL-Acknowledge (High),HIDDEN FLOAT,POZ} {TD_CLK_ENDDATA=Delay: SCL-SDA Release,HIDDEN FLOAT,POZ} {TD_CLK_HIGH=Delay: Min. SCL High,HIDDEN FLOAT,POZ} {TD_CLK_LOW=Delay: Min. SCL Low,HIDDEN FLOAT,POZ} {TD_START_SETUP=Delay: Start Setup,HIDDEN FLOAT,POZ} {TD_RSTART_SETUP=Delay: Repeated Start Setup,HIDDEN FLOAT,POZ} {TD_START_HOLD=Delay: Start Hold,HIDDEN FLOAT,POZ} {TD_STOP_SETUP=Delay: Stop Setup,HIDDEN FLOAT,POZ} {TD_DATA_SETUP=Delay: Data Setup,HIDDEN FLOAT,POZ} {TD_WP_SETUP=Delay: WP Setup,HIDDEN FLOAT,POZ} {TD_WP_HOLD=Delay: WP Hold,HIDDEN FLOAT,POZ} {TD_BUSFREE=Delay: Min. Bus Free,HIDDEN FLOAT,POZ} {BYTETIMING=Timing Is Per Byte?,HIDDEN YESNO} {LOG_STARTSTOP=Log Start/Stop Conditions?,ADVANCED YESNO} {LOG_SWP=Log SWP Operations?,ADVANCED YESNO} {LOG_CMDS=Log Commands,ADVANCED YESNO} {LOG_ADDRS=Log Addresses?,ADVANCED YESNO} {LOG_DATA=Log Data?,ADVANCED YESNO} {LOG_ACKS=Log Acknowledges?,ADVANCED YESNO} {LOG_OTHER=Log Other Conditions?,ADVANCED YESNO} {WARN_TIMING=Enable Timing Warnings?,ADVANCED YESNO} {WARN_CMDS=Enable Command Warnings?,ADVANCED YESNO} {WARN_ADDRS=Enable Address Warnings?,ADVANCED YESNO} {WARN_OTHER=Enable Other Warnings?,ADVANCED YESNO} {USESIMLOG=Log to main simulation log?,ADVANCED YESNO} {PRIMITIVE=Primitive Type,HIDDEN STRING} {MODDLL=VSM Model DLL,HIDDEN STRING} {ITFMOD=Interface Model,HIDDEN STRING} {MODDATA=Persistent Model Data,HIDDEN STRING} {MODDATAFILE=Initial contents of memory,FILENAME,FALSE,,Binary Image Files/*.BIN} {PACKAGE="PCB Package",PACKAGE,3,DIL08,SO8,TSOP8} {*INDEX} {CAT=Memory ICs} {SUBCAT=I2C Memories} {MFR=Arizona Microchip} {DESC=128k-bit 16384x8 I2C serial EEPROM memory with WP and address select (100kHz/10ms write)} {*COMPONENT} {TD_WRITE=5m} {MEMSIZE=16384} {DVCADDRMASK=0x07} {DVCADDRSHIFT=1} {BLKADDRMASK=0x00} {BLKADDRSHIFT=0} {CMDWIDTH=8} {ADDRWIDTH=14} {DATAWIDTH=8} {WPAGESIZE=64} {INCRADDR=1} {WPLOW=0x0000} {WPHIGH=0x3FFF} {ALWAYS_ACK_DATA=1} {TD_CLK_SDO=900n} {TD_CLK_ACK=100n} {TD_CLK_UNACK=100n} {TD_CLK_ENDDATA=100n} {TD_CLK_HIGH=600n} {TD_CLK_LOW=1.3u} {TD_RSTART_SETUP=600n} {TD_START_HOLD=600n} {TD_STOP_SETUP=600n} {TD_DATA_SETUP=100n} {TD_WP_SETUP=600n} {TD_WP_HOLD=1.3u} {TD_BUSFREE=1.3u} {BYTETIMING=0} {LOG_STARTSTOP=0} {LOG_SWP=0} {LOG_CMDS=0} {LOG_ADDRS=0} {LOG_DATA=0} {LOG_ACKS=0} {LOG_OTHER=0} {WARN_TIMING=1} {WARN_CMDS=1} {WARN_ADDRS=1} {WARN_OTHER=1} {USESIMLOG=0} {PRIMITIVE=DIGITAL} {MODDLL=I2CMEM.DLL} {MODDATA=16384,255} {PACKAGE=DIL08} *PINOUT DIL08 ELEMENTS=1 IP "SCK" = 6 IO "SDA" = 5 IP "WP" = 7 IP "A0" = 1 IP "A1" = 2 IP "A2" = 3 PP (VCC) = 8 PP (GND) = 4 GATESWAP=FALSE *PINOUT SO8 ELEMENTS=1 IP "SCK" = 6 IO "SDA" = 5 IP "WP" = 7 IP "A0" = 1 IP "A1" = 2 IP "A2" = 3 PP (VCC) = 8 PP (GND) = 4 GATESWAP=FALSE *PINOUT TSOP8 ELEMENTS=1 IP "SCK" = 6 IO "SDA" = 5 IP "WP" = 7 IP "A0" = 1 IP "A1" = 2 IP "A2" = 3 PP (VCC) = 8 PP (GND) = 4 GATESWAP=FALSE PIC16F877'@C$|@8"ȪȪCOMPONENTZ":h04$MKRORIGIN$PINDEFAULTRA0/AN02$PINDEFAULTRA1/AN13$PINDEFAULTRA2/AN2/VREF-4P$PINDEFAULTRA4/T0CKI6 >$PINDEFAULTRA5/AN4/$SS$7}$PINDEFAULTRE0/AN5/$RD$8$PINDEFAULTRE1/AN6/$WR$9`$PINDEFAULTRE2/AN7/$CS$10$PINDEFAULTOSC1/CLKIN13?$PINDEFAULTOSC2/CLKOUT14":]$PINDEFAULTRC1/T1OSI/CCP216":}$PINDEFAULTRC2/CCP117":$PINDEFAULTRC3/SCK/SCL18":p\$PINDEFAULTRD0/PSP019":@|$PINDEFAULTRD1/PSP120":$PINDEFAULTRB7/PGD40":$PINDEFAULTRB6/PGC39":$PINDEFAULTRB538":$PINDEFAULTRB437":@$PINDEFAULTRB3/PGM36":p_$PINDEFAULTRB235":?$PINDEFAULTRB134":$PINDEFAULTRB0/INT33": ;$PINDEFAULTRD7/PSP730":P$PINDEFAULTRD6/PSP629":$PINDEFAULTRD5/PSP528":ۦ$PINDEFAULTRD4/PSP427":໪$PINDEFAULTRD3/PSP322":$PINDEFAULTRD2/PSP221":$PINDEFAULTRC7/RX/DT26":$PINDEFAULTRC6/TX/CK25":0$PINDEFAULTRC5/SDO24":`$PINDEFAULTRC4/SDI/SDA23$PINDEFAULTRA3/AN3/VREF+5": >$PINDEFAULTRC0/T1OSO/T1CKI15p_$PINDEFAULT$MCLR$/Vpp/THV1{*DEVICE} {PREFIX=U} {HELP=PIC16>POPUP,1} {DATA=PIC16F873-874-876-877.PDF} {*PROPDEFS} {PACKAGE="PCB Package",PACKAGE,3,DIL40,PLCC44,QFP44} {PRIMITIVE=Primitive Type,HIDDEN STRING} {MODDLL=VSM Model DLL,HIDDEN STRING} {MODDATA=Persistent Model Data,HIDDEN STRING} {ITFMOD=Interface Model,HIDDEN STRING} {PROGRAM=Program File,FILENAME,FALSE,,Program files/*.HEX;*.d39;*.bas;*.cof} {CLOCK=Processor Clock Frequency,FLOAT,PNZ} {CFGWORD=Program Configuration Word,INT,0,16383} {DBG_RANDOM_PMEM=Randomize Program Memory?,ADVANCED YESNO} {DBG_RANDOM_DMEM=Randomize Data Memory?,ADVANCED YESNO} {DBG_DUMP_CFGWORD=Dump Configuration Word?,ADVANCED YESNO} {DBG_STARTUP_DELAY=Model PIC Start-up Delays?,ADVANCED YESNO} {DBG_WAKEUP_DELAY=Model PIC Wake-up Delays?,ADVANCED YESNO} {DBG_ADC_BREAK=Force ADC Breakpoint at Sample Time?,ADVANCED YESNO} {DBG_STACK=Warn If Stack Under/Over-flows?,ADVANCED YESNO} {DBG_UNIMPLEMENTED_MEMORY=Warn If Accessing Unimplemented Memory?,ADVANCED YESNO} {DBG_UNIMPLEMENTED_OPCODES=Warn If Executing Illegal Op-codes?,ADVANCED YESNO} {DBG_ADDRESSES=Warn If Illegal Addresses Decoded?,ADVANCED YESNO} {DBG_ADC_WARNINGS=Warn If ADC Incorrectly Configured?,ADVANCED YESNO} {DBG_I2C_OPERATIONS=Warn If Executing I2C Code?,ADVANCED YESNO} {DBG_GENERATE_CLKOUT=Generate Q clock on CLKOUT Pin?,ADVANCED YESNO} {WDT_PERIOD=Watchdog Timer Period,ADVANCED FLOAT,PNZ} {ADC_RCCLOCK_PERIOD=ADC RC Clock Period,ADVANCED FLOAT,PNZ} {ADC_ACQUISITION_TIME=ADC Minimum Acquisition Time,ADVANCED FLOAT,PNZ} {ADC_SAMPLE_DELAY=ADC Sample Delay,ADVANCED FLOAT,PNZ} {EPR_WRITECODE_DELAY=Code EEPROM Write Delay,ADVANCED FLOAT,PNZ} {EPR_WRITEDATA_DELAY=Data EEPROM Write Delay,ADVANCED FLOAT,PNZ} {PORTTDLH=Port Pin Low-High Delay,ADVANCED FLOAT,POZ} {PORTTDHL=Port Pin High-Low Delay,ADVANCED FLOAT,POZ} {MODDATAFILE=Initial contents of EEPROM,ADVANCED FILENAME,FALSE,,Binary Image Files/*.BIN} {*INDEX} {CAT=Microprocessor ICs} {SUBCAT=PIC16 Family} {DESC=PIC16 Microcontroller (8kB code, 368B data, 256B EPROM, Ports A-E, 2xCCP, PSP, 3xTimers, MSSP, USART, 8x10-bit ADC)} {MFR=Microchip} {*COMPONENT} {PACKAGE=DIL40} {MODDLL=PIC16} {ITFMOD=PIC} {CLOCK=1MHz} {WDT_PERIOD=18m} {ADC_RCCLOCK_PERIOD=4u} {ADC_ACQUISITION_TIME=20u} {ADC_SAMPLE_DELAY=100n} {EPR_WRITEDATA_DELAY=10m} {EPR_WRITECODE_DELAY=10m} {PORTTDLH=0} {PORTTDHL=0} {DBG_GENERATE_CLKOUT=0} {DBG_STARTUP_DELAY=0} {DBG_WAKEUP_DELAY=0} {DBG_RANDOM_PMEM=0} {DBG_RANDOM_DMEM=0} {DBG_DUMP_CFGWORD=0} {DBG_STACK=1} {DBG_UNIMPLEMENTED_MEMORY=1} {DBG_UNIMPLEMENTED_OPCODES=1} {DBG_I2C_OPERATIONS=1} {DBG_ADDRESSES=0} {DBG_ADC_BREAK=0} {DBG_ADC_WARNINGS=0} {PRIMITIVE=DIGITAL,16877} {MODDATA=256,255} {CFGWORD=0x3FFB} *PINOUT DIL40 {ELEMENTS=1} {IP "$MCLR$/Vpp/THV" = 1} {IP "OSC1/CLKIN" = 13} {OP "OSC2/CLKOUT" = 14} {IO "RA0/AN0" = 2} {IO "RA1/AN1" = 3} {IO "RA2/AN2/VREF-" = 4} {IO "RA3/AN3/VREF+" = 5} {IO "RA4/T0CKI" = 6} {IO "RA5/AN4/$SS$" = 7} {IO "RB0/INT" = 33} {IO "RB1" = 34} {IO "RB2" = 35} {IO "RB3/PGM" = 36} {IO "RB4" = 37} {IO "RB5" = 38} {IO "RB6/PGC" = 39} {IO "RB7/PGD" = 40} {IO "RC0/T1OSO/T1CKI" = 15} {IO "RC1/T1OSI/CCP2" = 16} {IO "RC2/CCP1" = 17} {IO "RC3/SCK/SCL" = 18} {IO "RC4/SDI/SDA" = 23} {IO "RC5/SDO" = 24} {IO "RC6/TX/CK" = 25} {IO "RC7/RX/DT" = 26} {IO "RD0/PSP0" = 19} {IO "RD1/PSP1" = 20} {IO "RD2/PSP2" = 21} {IO "RD3/PSP3" = 22} {IO "RD4/PSP4" = 27} {IO "RD5/PSP5" = 28} {IO "RD6/PSP6" = 29} {IO "RD7/PSP7" = 30} {IO "RE0/AN5/$RD$" = 8} {IO "RE1/AN6/$WR$" = 9} {IO "RE2/AN7/$CS$" = 10} {PP (VDD) = 11/32} {PP (VSS) = 12/31} {COMMON=VDD,VSS} *PINOUT PLCC44 {ELEMENTS=1} {IP "$MCLR$/Vpp/THV" = 2} {IP "OSC1/CLKIN" = 14} {OP "OSC2/CLKOUT" = 15} {IO "RA0/AN0" = 3} {IO "RA1/AN1" = 4} {IO "RA2/AN2/VREF-" = 5} {IO "RA3/AN3/VREF+" = 6} {IO "RA4/T0CKI" = 7} {IO "RA5/AN4/$SS$" = 8} {IO "RB0/INT" = 36} {IO "RB1" = 37} {IO "RB2" = 38} {IO "RB3/PGM" = 39} {IO "RB4" = 41} {IO "RB5" = 42} {IO "RB6/PGC" = 43} {IO "RB7/PGD" = 44} {IO "RC0/T1OSO/T1CKI" = 16} {IO "RC1/T1OSI/CCP2" = 18} {IO "RC2/CCP1" = 19} {IO "RC3/SCK/SCL" = 20} {IO "RC4/SDI/SDA" = 25} {IO "RC5/SDO" = 26} {IO "RC6/TX/CK" = 27} {IO "RC7/RX/DT" = 29} {IO "RD0/PSP0" = 21} {IO "RD1/PSP1" = 22} {IO "RD2/PSP2" = 23} {IO "RD3/PSP3" = 24} {IO "RD4/PSP4" = 30} {IO "RD5/PSP5" = 31} {IO "RD6/PSP6" = 32} {IO "RD7/PSP7" = 33} {IO "RE0/AN5/$RD$" = 9} {IO "RE1/AN6/$WR$" = 10} {IO "RE2/AN7/$CS$" = 11} {PP (VDD) = 35/12} {PP (VSS) = 34/13} {COMMON=VDD,VSS} *PINOUT QFP44 {ELEMENTS=1} {IP "$MCLR$/Vpp/THV" = 18} {IP "OSC1/CLKIN" = 30} {OP "OSC2/CLKOUT" = 31} {IO "RA0/AN0" = 19} {IO "RA1/AN1" = 20} {IO "RA2/AN2/VREF-" = 21} {IO "RA3/AN3/VREF+" = 22} {IO "RA4/T0CKI" = 23} {IO "RA5/AN4/$SS$" = 24} {IO "RB0/INT" = 8} {IO "RB1" = 9} {IO "RB2" = 10} {IO "RB3/PGM" = 11} {IO "RB4" = 14} {IO "RB5" = 15} {IO "RB6/PGC" = 16} {IO "RB7/PGD" = 17} {IO "RC0/T1OSO/T1CKI" = 32} {IO "RC1/T1OSI/CCP2" = 35} {IO "RC2/CCP1" = 36} {IO "RC3/SCK/SCL" = 37} {IO "RC4/SDI/SDA" = 42} {IO "RC5/SDO" = 43} {IO "RC6/TX/CK" = 44} {IO "RC7/RX/DT" = 1} {IO "RD0/PSP0" = 38} {IO "RD1/PSP1" = 39} {IO "RD2/PSP2" = 40} {IO "RD3/PSP3" = 41} {IO "RD4/PSP4" = 2} {IO "RD5/PSP5" = 3} {IO "RD6/PSP6" = 4} {IO "RD7/PSP7" = 5} {IO "RE0/AN5/$RD$" = 25} {IO "RE1/AN6/$WR$" = 26} {IO "RE2/AN7/$CS$" = 27} {PP (VDD) = 28/7} {PP (VSS) = 29/6} {COMMON=VDD,VSS} RESg@r|@8"ȪȪCOMPONENT @04$MKRORIGIN$PINSHORT1`$PINSHORT2{*DEVICE} PREFIX=R HELP=MODELS>POPUP,100 {*PROPDEFS} {VALUE="Resistance",FLOAT,PNZ} {PRIMITIVE="Model Type",KWDLIST,2,ANALOG,DIGITAL} {PACKAGE="PCB Package",PACKAGE,1,RES40} {PRIMTYPE="Primitive Type",HIDDEN STRING} {PINSWAP="Pin Swap List",HIDDEN STRING} {*INDEX} {CAT=Resistors} {SUBCAT=Generic} {DESC=Generic resistor symbol} {*COMPONENT} {VALUE=10k} {PRIMITIVE=ANALOG} {PACKAGE=RES40} {PRIMTYPE=RESISTOR} {PINSWAP=1,2} \ISIS CIRCUIT FILEe4 \EOBJECT DATAU1Ю2H Default FontCOMPONENT ID PIC16F877A @50 Default FontCOMPONENT VALUE PIC16F877 @10 Default FontSUBCKT NAME {PACKAGE=DIL40} 00 Default FontPROPERTIESJ{PACKAGE=DIL40} {PRIMITIVE=DIGITAL,16877} {MODDLL=PIC16} {MODDATA=256,255} {ITFMOD=PIC} PROGRAM=I2CMEM.HEX CLOCK=4MHz CFGWORD=0x3731 {DBG_RANDOM_PMEM=0} {DBG_RANDOM_DMEM=0} {DBG_DUMP_CFGWORD=0} {DBG_STARTUP_DELAY=1} {DBG_WAKEUP_DELAY=0} {DBG_ADC_BREAK=0} {DBG_STACK=1} {DBG_UNIMPLEMENTED_MEMORY=1} {DBG_UNIMPLEMENTED_OPCODES=1} {DBG_ADDRESSES=0} {DBG_ADC_WARNINGS=0} {DBG_I2C_OPERATIONS=1} {DBG_GENERATE_CLKOUT=0} {WDT_PERIOD=18m} {ADC_RCCLOCK_PERIOD=4u} {ADC_ACQUISITION_TIME=20u} {ADC_SAMPLE_DELAY=100n} {EPR_WRITECODE_DELAY=10m} {EPR_WRITEDATA_DELAY=10m} {PORTTDLH=0} {PORTTDHL=0} $ PIC16F877dZvXU2X62H Default FontCOMPONENT ID24AA128Xr&50 Default FontCOMPONENT VALUE24AA128XP"10 Default FontSUBCKT NAME{TD_WRITE=5m} {MEMSIZE=16384} XP"00 Default FontPROPERTIES{TD_WRITE=5m} {MEMSIZE=16384} {DVCADDRMASK=0x07} {DVCADDRSHIFT=1} {BLKADDRMASK=0x00} {BLKADDRSHIFT=0} {CMDWIDTH=8} {ADDRWIDTH=14} {DATAWIDTH=8} {WPAGESIZE=64} {INCRADDR=1} {WPLOW=0x0000} {WPHIGH=0x3FFF} {ALWAYS_ACK_DATA=1} {TD_CLK_SDO=900n} {TD_CLK_ACK=100n} {TD_CLK_UNACK=100n} {TD_CLK_ENDDATA=100n} {TD_CLK_HIGH=600n} {TD_CLK_LOW=1.3u} {TD_RSTART_SETUP=600n} {TD_START_HOLD=600n} {TD_STOP_SETUP=600n} {TD_DATA_SETUP=100n} {TD_WP_SETUP=600n} {TD_WP_HOLD=1.3u} {TD_BUSFREE=1.3u} {BYTETIMING=0} {LOG_STARTSTOP=0} {LOG_SWP=0} {LOG_CMDS=0} {LOG_ADDRS=0} {LOG_DATA=0} {LOG_ACKS=0} {LOG_OTHER=0} {WARN_TIMING=1} {WARN_CMDS=0} {WARN_ADDRS=1} {WARN_OTHER=1} {USESIMLOG=0} {PRIMITIVE=DIGITAL} {MODDLL=I2CMEM.DLL} {MODDATA=16384,255} {PACKAGE=DIL08} Serial Memory 24AA128cQpb2 WZ[[m\| $TERGROUND %x A40 Default FontTERMINAL LABEL;\%iUSMEM.DSN Serial memory DU`,` Default FontSCRIPT&I2CMEM.DSN Serial memory test circuit tE 2H Default FontCOMPONENT IDtEP50 Default FontCOMPONENT VALUE$ILOGIC ANALYSERtE 10 Default FontSUBCKT NAME{PRIMITIVE=DIGITAL} tE 00 Default FontPROPERTIES{PRIMITIVE=DIGITAL} {MODDLL=LOGAN} {ZOOM=3} {CLOCK=8} {PERCENT=1} {MKRA=0} {MKRB=250} {T0=4} {T1=0} {T2=0} {T3=0} {T4=0} {T5=0} {T6=0} {T7=0} {T8=0} {T9=0} $ILOGIC ANALYSER DU bzZ1[R1N2 M2H Default FontCOMPONENT ID10kN2H50 Default FontCOMPONENT VALUERESN2"D10 Default FontSUBCKT NAME{PRIMITIVE=ANALOG} N2"D00 Default FontPROPERTIESE{PRIMITIVE=ANALOG} {PACKAGE=RES40} {PRIMTYPE=RESISTOR} {PINSWAP=1,2} RES@.`Ec2XWYR2I M2H Default FontCOMPONENT ID10kIH50 Default FontCOMPONENT VALUERESI"D10 Default FontSUBCKT NAME{PRIMITIVE=ANALOG} I"D00 Default FontPROPERTIESE{PRIMITIVE=ANALOG} {PACKAGE=RES40} {PRIMTYPE=RESISTOR} {PINSWAP=1,2} RES`E`Ed3+XY`Epb2W+XHZ@WIREcQpb2`Epb2@WIRE`E>`Epb2@.@.vXXZ@WIRE"@.@.@.@WIRE@.>@.@.":] $TERPOWER +5V@.]40 Default FontTERMINAL LABELY": DUWYYY@WIRE@.cQ@. DU": DU@WIRE`EcQ`E DU": DU@WIRE":P$Y": DU":pb2ZHZzZ@WIRE"pb2":pb2@WIRE`Epb2":pb2@WIRE> ": ":pb2B6@.ZZ1[@WIRE@.@.B6@.@WIREcQ@.B6@.@WIRE>`B6`B6@.|@.[[ \@WIREEtpb2|pb2|@.@WIREEt@.|@.|* \;\m\@WIRE|@.|*@WIRE|"|*@WIREEt*|*ISIS CIRCUIT FILE \EOBJECT DATACCT000H __DEFAULT__\ROOT10U1$RA0/AN02RA1/AN13 RA2/AN2/VREF-4 RA4/T0CKI6 RA5/AN4/$SS$7 RE0/AN5/$RD$8 RE1/AN6/$WR$9 RE2/AN7/$CS$10 OSC1/CLKIN13 OSC2/CLKOUT14RC1/T1OSI/CCP216RC2/CCP117 RC3/SCK/SCL18RD0/PSP019RD1/PSP120RB7/PGD40RB6/PGC39RB538RB437RB3/PGM36RB235RB134RB0/INT33RD7/PSP730RD6/PSP629RD5/PSP528RD4/PSP427RD3/PSP322RD2/PSP221 RC7/RX/DT26 RC6/TX/CK25RC5/SDO24 RC4/SDI/SDA23 RA3/AN3/VREF+5RC0/T1OSO/T1CKI15$MCLR$/Vpp/THV1U2 SCK6SDA5WP7A01A12A23VCC8GND4@  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~bcR1212dR2312CCT000 __DEFAULT__ __DEFAULT__rITFMOD.MDFLISA MODEL DESCRIPTION FORMAT 5.0 ================================= Design: K:\Prodev\Spice\ITFMOD.DSN Doc. no.: Revision: Author: Created: 18/03/98 Modified: 23/06/05 *MODELDEFS,17 CMOS : RHI=100,RLO=100,TRISE=1u,TFALL=1u,V+=VDD,V-=VSS NMOS : RHI=100,RLO=10,VUD=2,VTL=0.8,VHL=0.2,VTH=2.5,VHH=0.2,V+=VCC,V-=GND TTL : RHI=50, RLO=5,VUD=2,VTL=0.8,VHL=0.2,VTH=2.5,VHH=0.2,RPOS=5k,RNEG=20k,V+=VCC,V-=GND,FLOAT=HIGH TTLHC : RHI=5,RLO=5, V+=VCC,V-=GND TTLHCT : RHI=5,RLO=5, V+=VCC,V-=GND TTLLS : RHI=100, RLO=10,VUD=2,VTL=0.8,VHL=0.2,VTH=2.5,VHH=0.2,RPOS=12k,RNEG=50k, V+=VCC,V-=GND,FLOAT=HIGH TTLS : RHI=25, RLO=2.5,VUD=2,VTL=0.8,VHL=0.2,VTH=2.5,VHH=0.2,RPOS=5k,RNEG=20k,TRISE=0.5n,TFALL=0.5n, V+=VCC,V-=GND,FLOAT=HIGH PLD : RHI=20,RLO=20, V+=VCC,V-=GND,FLOAT=HIGH PIC : RSHI=20, RSLO=20,RWHI=20k,VUD=2,VTL=0.8,VHL=0.2,VTH=2.5,VHH=0.2,V+=VDD,V-=VSS 8051 : RHI=20, RLO=20,VUD=2,VTL=0.8,VHL=0.2,VTH=2.5,VHH=0.2,RPOS=5k,RNEG=20k,V+=VCC,V-=GND,FLOAT=HIGH AT89 : RHI=20, RLO=20,VUD=2,VTL=0.8,VHL=0.2,VTH=2.5,VHH=0.2,RPOS=5k,RNEG=20k,V+=VCC,V-=GND,FLOAT=HIGH HC11 : RHI=20, RLO=20,VUD=2,VTL=0.8,VHL=0.2,VTH=2.5,VHH=0.2,V+=VDD,V-=VSS AVR : RSHI=20, RSLO=20,RWHI=100k,VUD=2,VTL=0.8,VHL=0.2,VTH=2.5,VHH=0.2,V+=VCC,V-=GND MSP430 : RSHI=20, RSLO=20,RWHI=100k,VUD=2,VTL=0.8,VHL=0.2,VTH=2.5,VHH=0.2,V+=VCC,V-=GND LPC2100: RSHI=20, RSLO=20,RWHI=100k,VUD=2,VTL=0.8,VHL=0.2,VTH=2.5,VHH=0.2,V+=V3,V-=VSS BSTAMP : RSHI=20, RSLO=20,RWHI=20k,VUD=2,VTL=0.8,VHL=0.2,VTH=2.5,VHH=0.2,V+=VDD,V-=VSS RS232 : VLO=-8.5,VHI=8.5,RHI=300,RLO=300,VTL=1.2,VHL=0.5,VTH=1.7,VHH=0.5,RPOS=5k,RNEG=5k,V+=VCC,V-=GND,FLOAT=HIGH ?ư>?@ư>)"ABSTOL1e-012 BADMOS3No BYPASSYesCHGTOL1e-014 CONLOG2DEFAD0DEFAS0 DEFL0.0001 DEFW0.0001 GLEAK1e-012 GMIN1e-012 GMINSTEPS10 ITL1100ITL250ITL410 MAXORD2 METHODGEAR NOOPITERNo NUMSTEPS50 OLDLIMITNo PIVREL0.001PIVTOL1e-013 RELTOL0.001 SRCSTEPS10 TDLOWER0.9 TDSCALE1 TDUPPER1.1TEMP27 TMIN1e-018TNOM27TRTOL7TRYTOCOMPACTNo TTOL1e-006 VNTOL1e-006 I2CMEM.ASMMPASMWINdQ6>"`8`0